On October 18th, 2011 the US patent Office granted to CMOSIS the Patent US 8,040,269 B2. This patent covers counting ramp column Analog to Digital Converter (ADC) architectures with very fast local clock generators in the column ADC. Different implementations are described, including a method for calibrating the variation on the clock frequency generation. The invention was made by Jan Bogaerts.